### (19) World Intellectual Property Organization International Bureau



# 

(43) International Publication Date 17 February 2005 (17.02.2005)

**PCT** 

# (10) International Publication Number WO 2005/015833 A1

(51) International Patent Classification7:

H04L 12/26

(21) International Application Number:

PCT/EP2004/051700

(22) International Filing Date: 3 August 2004 (03.08.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0318256.5

5 August 2003 (05.08.2003) GB

- (71) Applicant (for all designated States except US): FREESCALE SEMICONDUCTORS, INC [US/US]; 6501 William Cannon Dr., Austin, Texas 78735 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): TEMPLE, Christopher P [GB/DE]; Eigerstr 29, D-81825 Munich (DE).
- (74) Agent: WRAY, Antony John; Freescale Semiconductors, Inc., C/O Impetus Limited, Grove House,, Lutyens Close,, Chineham Court (GB).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Declarations under Rule 4.17:**

as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE,

[Continued on next page]

(54) Title: ARRANGEMENT AND METHOD FOR CONNECTING A PROCESSING NODE IN A DISTRIBUTED SYSTEM



(57) Abstract: An arrangement for connecting a processing node in a distributed system containing fail-uncontrolled processing nodes, the arrangement comprising: receiver means for receiving signals from another processing node of the system, and node guardian means coupled to the receiver means wherein the node guardian means includes switch means for receiving a plurality of unidirectional input signals, logic means coupled to the switch means for combining the plurality of received input signals according to a predetermined logic function, and control means coupled to the switch means for controlling application of the plurality of received signals to the logic means for controlling reception of signals thereat so as to reduce reception by the processing node of uncontrolled transmission from another processing node of the system.

)5/015833 A1

## WO 2005/015833 A1

EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

 as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designation US

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.